Implementation of EBCOT Algorithm Using Bit Plane Coder

H Lekshmi, A Balamurugan

Abstract


Embedded Block Coding with Optimized Truncation (EBCOT) is the most important technology in the image-coding standard, JPEG2000.The bit plane coder is an important unit of EBCOT encoder. In this paper we propose an efficient approach for bit plane coder, which consumes less power, and of high throughput with less area consumption. It process two bit planes simultaneously along with the encoding of four bits of a stripe concurrently. The bit planes and the passes are processed together, which reduces the computation time for scanning the bit plane. The context process formation in EBCOT is analyzed to get an insight into the characteristics of the operation. The architecture is capable of encoding in the causal mode of the standard. It can process data as long as the data of the two bit-planes are available, and at the same time the system can keep reading data from the external memory. This avoids the waiting time and reduces the access time of the internal memory. The proposed architecture reduces power consumption and increases the throughput. In addition to this it also reduces memory access.


Keywords


Bit Plane Coding, Context Generation EBCOT, Lossy Compression, Quantization

References


Andra.K, Chakrabarti.C, and Acharya.T (2003),“A highperformance JPEG2000” IEEE Transactions on Circuits and Systems for Video Technology, vol. 13, no. 3.

Chen.L.F, Huang.T.L, and Lai.Y.K (2005), “Memory analysis and throughput enhancement for cost effective bit-plane coder in JPEG2000 applications,” IEEE, ICASSP '05, vol. 5, pp. 18-23.

Chiang.J.S, Lin.Y.S, and Hsieh.C.Y (2003), “Efficient passparallel for EBCOT in JPEG 2000”, IEEE Symposium on Circuits Systems., vol. 1, pp. 773-776.

Chiang.J.S, Hsieh.C.Y, Liu.J.C, and Chien.C.C (2006), “Concurrent bit-plane coding architecture for EBCOT in JPEG2000,” ISCAS, pp. 4595-4598.

Chiang.J.S, Chang.C.H, Lin.Y.S, Hsieh.C.Y, and Hsia.C.H (2004), “High-speed EBCOT with dual-context modeling architecture for JPEG 2000,” International Symposium Circuits and System, vol. 3, pp. 865-868.

Fang.H.C, Chang.Y.W, Wang T.C, Lian C.J, and Chen L.G.(2005), “Parallel EBCOT architecture for JPEG 2000,” IEEE Transactions on Circuits and Systems for Video Technology, no. 9, pp. 1086-1097.

Gupta.A.K, Nooshabadi.S, and Taubman.D (2005), “Concurrent symbol processing capable VLSI architecture for bit plane coder of JPEG2000”, IEICE Transactions on Information and Systems, vol. 88, no. 8, pp. 1878-1884.

Hsiao.Y, Lin.H, Lee.K, and Jen.C (2002), “High-speed memory-saving architecture for the embedded block coding in JPEG2000,” IEEE International Symposium on Circuits and Systems, ISCAS 2002, vol. 5.

Lian.C,. Chen.K, Chen.H, and Chen.L. (2003), “Analysis and architecture design of block-coding engine for EBCOT in JPEG 2000”, IEEE Transactions on Circuits and Systems for Video Technology, vol. 13, no. 3, pp. 219- 230,

Pastuszak.G (2005), “A high-performance architecture for embedded block coding in JPEG 2000,” IEEE on Circuits and Systems for Video Technology, vol.15,no. 9.

Taubman.D, Ordentlich.E, Weinberqer.M, and Seroussi.G (2000), “Embedded block coding in JPEG 2000,” IEEE Int. Conf. Image Processing, vol. 2, pp.33- 36.


Full Text: PDF

Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.

.......................................................................................................................................................................................................................

ISSN  2279 – 0381 |  IST HOMEJOURNAL HOME | Copyright IST 2012-13

.......................................................................................................................................................................................................................